Faculty Home topBanner_en.jpg
 
| where to find uswhere to find us | | telephone e-mailtelephone e-mail | |   | Italiano English ? |
map map
 
*Education *People *Collegial bodies *Offices and service facilities
*News & Events *News *Seminars *Libraries
University Home 
Faculty Home 
 
Didactic offer
*
*
 
 
*
*
*
*
 
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
|
 

Laurea magistrale in Ingegneria e scienze informatiche

The Physics of Integrated Devices (2012/2013)

Course code 4S00034
Teacher Francesca Monti
Coordinator Francesca Monti
training credits 6
Disciplinary sector FIS/01 - Experimental Physics
Teaching language Italian
Period I semestre dal Oct 1, 2012 al Jan 31, 2013.
Links
*
*

Lecture timetable

I semestre
day Time Type Place Note
Thursday 11:30 AM - 1:30 PM lesson Lecture theatre B  
Friday 8:30 AM - 11:30 AM lesson Lecture theatre G  

Educational objectives

Aim of the course is to give knowledge of the physics of semiconductor devices (p-n junction, MOSFET, CMOS; BJT) and related logic gates. The student will be able to compare various logic families in terms of their physical characteristics and performances.

Syllabus

Recall of Classical and Atomic Physics: work and energy, electric field, potential and potential energy, electric current, Ohm's law, linear circuits, resistivity and temperature dependence in metals and semiconductors, Bohr atom, table of elements

Crystal structure and electric conduction in metals and semiconductors: electron gas model of metals, conduction current in metals; covalent bond in semiconductors and the concept of hole, doped semiconductors, band theory, conduction and diffusion current in semiconductors

p-n junction: polarized and non polarized junction, I-V characteristics in direct and reverse polarization for Si and Ge, breakdown, junction diode, Zener diodes, OR/AND gates with diodes, commutation time

FET transistors: enrichment and depletion MOSFET, NMOS and PMOS. MOSFET inverters, CMOS, noise margins and commutation times

BJT transistors and RTL inverter: common emitter configuration, RTL inverter, noise margins, commutation times

Elementary digital circuits: basic gates in MOS and bipolar technologies: NOR and NAND MOS, NOR and NAND CMOS, NAND DTL, NAND HTL, NAND TTL; OR/NOR ECL

Comparison of logic families: propagation delay, power dissipation, noise margins, fan-out

Laboratory activities: logic gates study and characterization by Spice

Exam methods

Oral

Statistics on students' past performance (Art. 2 del D.M. 31/10/2007, n. 544)

Data from AA 2012/2013 are not available yet